IP Verification Engineer

ADVANCE YOUR CAREER. ADVANCE THE WORLD. At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward. Join us and, together, we’ll advance your career. The Role As a verification engineer in the AECG Group, you will help bring to life cutting-edge FPGA, ASICs for variety of target customers. As a member of the front-end design/integration team, you will work closely with the architecture, IP design, PD teams, and product engineers to achieve first pass silicon success. The Person You have a passion for modern, complex IP architectures, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/time zones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems. Key Responsiblities Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verified Develop test plan documentation, accounting for interactions with other features, the hardware, the firmware, and the software driver use cases Code IP or SS level UVM based testbenches, verification components - monitors, scoreboard, checkers Build the directed and random verification tests Run regressions, debug test failures towards ensuring high design functional, performance and implementation quality Preferred Experience Proficient in IP level ASIC verification Expert in Verilog, System Verilog, Object Oriented programming Expert in developing UVM based verification frameworks and testbenches Scripting and automation of verification processes and flows Exposure to simulation profile, efficiency improvement, acceleration, HLS tools/process Good Computer Architecture, systems knowledge Comfortable in python / perl and editing / maintaining scripts Exposure to leadership or mentorship is an asset Experience working in a team environment through the ASIC Project lifecycle from Planning to Tape Out Experience with PCIe, CXL, NVMe or ethernet protocols Strong communication skills and the ability to work independently as well as in a cross-site team environment Academic Credentials Bachelors or Masters degree in computer engineering/Electrical Engineering Benefits offered are described: AMD benefits at a glance. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process. AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here. This posting is for an existing vacancy.

Develop test plans and UVM-based testbenches to verify cutting-edge FPGA and ASIC IP. Collaborate with architects and engineers to run regressions and debug failures to ensure high functional and performance quality.

Requires a degree in Computer or Electrical Engineering with expertise in System Verilog, UVM, and ASIC verification. Experience with high-speed protocols like PCIe or NVMe and scripting in Python or Perl is preferred.

• VerilogSouhaitée
• PythonSouhaitée

Relevées dans la description du poste. Confirmez les exigences importantes ci-dessus.

• IP Verification
• UVM
• System Verilog
• Verilog
• Object Oriented Programming
• Python
• Perl
• ASIC Verification
• PCIe
• CXL
• NVMe
• Ethernet Protocols
• Digital Design
• Computer Architecture
• Testbench Development
• Scripting

• Engineering
• Technology
• Manufacturing
• Software
• Science & Research

Formation minimale

Baccalauréat

Expérience minimale

5+ ans

Postuler avant le

26 sept. 2026

Langue de l’offre

anglais

Heures de travail

40 heures par semaine

Niveau d’expérience

Mid-Senior level