ASICS Design Verification Engineer
Offre en anglaisThe role involves managing the complete verification lifecycle for digital power IPs, including test planning and testbench development. Responsibilities also include developing automation to improve efficiency and deploying power-aware UPF verification methodologies.
- Sur place
- Vancouver, BC
- Publié 20 août 2026
- 1 poste
D’autres postes auxquels postuler directement
Des possibilités semblables publiées par des employeurs qui recrutent sur Jobs.ca, sans formulaire externe.
Forgeahead Solutions Corporation
Technical Lead and Senior Software Engineer
- Sur place
The Hilary and Galen Weston Foundation
Program Manager, Neuroscience
- Sur place
Government of Ontario
Chef des services de soins de santé
- Sur place
Résumé du poste
Company: Qualcomm Canada ULC Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary: As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all. The team is responsible for the complete verification lifecycle, from system-level concept to tape out and post-silicon support. The responsibility of the position involves comprehensive pre-silicon test planning for digital power IP's, its testbench development using the advanced verification methodology such as SystemVerilog-UVM, coverage development, assertion model development and formal verification (property checking). Learn and deploy power-aware UPF verification flow and methodology. Involve in developing automation to improve verification efficiency. Qualifications Bachelor's degree in Engineering, Science, or a closely related field 2+ years of experience with ASIC design and verification tools, techniques, and methodology Preferred Qualifications Master’s degree in Computer Science, Electrical Engineer, Computer Engineering, or a closely related field 6+ years of experience with ASIC design and verification tools, techniques, and methodology 6+ years of experience with digital design concepts and RTL languages such as SystemVerilog or Verilog, or VHDL. 6+ years of experience with computer architecture fundamentals, Object-oriented programming concepts and C or C++ programming skills. 6+ years of experience with developing block-level testbench environment using SystemVerilog 6+ years of experience with verification methodologies through coursework or past experiences such as UVM or OVM and exposure to Assertion based Formal Verification 6+ years of experience with scripting/automation skills using either Perl or python Experience with AMBA Bus protocol (AXI/AHB/APB etc) is desirable (not mandatory) Knowledge or experience with Assertion Based Formal Verification is desirable (not mandatory) Minimum Qualifications: • Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience. OR Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience. OR PhD in Science, Engineering, or related field. Applicants: Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail [email protected] or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries). Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law. To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications. Pay range and Other Compensation & Benefits: $104,900.00 - $154,900.00 The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer. If you would like more information about this role, please contact Qualcomm Careers.
Ce que vous ferez
The role involves managing the complete verification lifecycle for digital power IPs, including test planning and testbench development. Responsibilities also include developing automation to improve efficiency and deploying power-aware UPF verification methodologies.
Exigences
Candidates must have a bachelor's degree in Engineering or Science with at least 2 years of relevant experience. A master's degree and 6+ years of experience in ASIC design and verification are preferred.
Avantages
• Annual discretionary bonus program • Annual RSU grants • Competitive benefits package
Compétences indiquées
- C++Souhaitée
- PythonSouhaitée
Autres compétences pertinentes
Relevées dans la description du poste. Confirmez les exigences importantes ci-dessus.
- SystemVerilog
- UVM
- ASIC design
- Verification
- RTL
- Verilog
- VHDL
- Computer architecture
- C
- C++
- Perl
- Python
- AMBA Bus protocol
- Formal verification
- UPF
- Testbench development
- Design Verification
- Digital Design
- Computer Architecture
- REST Assured
- C (Programming Language)
- Electrical Engineering
- Automation
- C++ (Programming Language)
- Communication
- Computer Science
- Data Processing
- Computer Engineering
- Perl (Programming Language)
- Sales
- Formal Verification
- Python (Programming Language)
- Object-Oriented Programming (OOP)
- Oracle Virtual Machine
- SystemVerilog (Direct Programming Interface)
- Test Planning
- VHSIC Hardware Description Language (VHDL)
- Scripting
- Application Specific Integrated Circuits
Domaines d’emploi
- Technology
- Engineering
- Software
- Design Verification Engineer
- Verification Engineer
- Industrial and Production Engineers
- Electrical Engineers
Renseignements supplémentaires
- Formation minimale
- Baccalauréat
- Expérience minimale
- 6+ ans
- Langue de l’offre
- anglais
- Heures de travail
- 40 heures par semaine